Freeware Verilog?

Verilog is not VHDL

Analog HDLs

Mixed Signal - Analog & Digital - Simulation

Aims of the V2000 Project



1 I've started on this with just writing C++ files that get compiled on the fly. It could also be a "plug-in" (if someone is really keen) implemented using the GNU gcc compiler middle & back end.